We propose a theory of abstract descriptions of state machines in a many-sorted rst-order logic with abstract and concrete sorts. State variables containing data values have abstract sorts while control state variables have concrete sorts. Data operations are represented by uninterpreted function symbols. The theory provides a foundation for automated state enumeration methods whose complexity is independent of the width of the data path, and in particular for methods based on Multiway Decision Grahps (MDGs).
Introduction
Formal veri cation methods for synchronous hardware can be classi ed in three categories: 1) veri cation with a theorem prover, 2) veri cation using a special calculus, and 3) FSM veri cation by automated state enumeration 17].
In the rst kind of methods, design correctness is stated as a theorem to be proved using a theorem proving assistant. Theorem provers use powerful formalisms such as higher-order logic 16] that allow the veri cation problem to be stated at many levels of abstraction. This makes it possible to verify circuits such as a microprocessor 18] or a hierarchical shared memory subsystem 24] directly at the register-transfer level (RTL) without having to expand the description down to the logic level. Although the user of the theorem prover has to assist in the proof, some parts can be automated for restricted veri cation problems, as in 3, 19, 25, 26] .
Methods based on special calculi, such as 1, 2], were also proposed to automate the veri cation for a restricted class of circuit behaviors described above the logic level.
Automated state enumeration techniques provide automation for behavioral comparison or model checking, without imposing restrictions on the circuit behaviors, but operate on descriptions at the logic (i.e. binary) level. Recent FSM-based methods exploit the ordered binary decision diagram (OBDD) representation 4] to encode sets of states and to perform an implicit enumeration of the state space, making it possible to verify FSMs with a large number of states 5, 8, 12, 13, 27] . For some speci c circuits with datapath, these methods achieve linear complexity with respect to the data width. However, these methods are not adequate in general for verifying circuits with datapath because a logic level circuit description is required. These methods do not permit an abstract representation of the circuit, contrary to the approaches based on theorem proving or speci c calculi.
Abstraction techniques that reduce the space of datapath states to a small set of representative states have been proposed as a way of extending the range of veri cation problems that can be solved
In Proceedings of IFIP Advanced Research Working Conference on Correct Hardware Design and Veri cation Methods (CHARME'95). Frankfurt by FSM-based automated veri cation methods 28, 7] . However, the data independence assumption of 28] is highly restrictive, while the method of 7] places a considerable burden on the user of the veri cation program and does not completely eliminate the dependency on the width of the data path.
An alternative approach for automatically verifying circuits with datapath is to combine techniques for state enumeration originally devised for FSMs and techniques for symbolic computation with abstract data representations. A data input or data register can then be represented by a single variable of abstract type while data operations are represented by uninterpreted function symbols. In a sense, this bridges the gap between theorem proving and automated veri cation methods: automated verication becomes possible at a high-level of abstraction, and could be embedded as a specialized decision procedure in a theorem prover if desired.
This alternative approach was rst investigated by Langevin and Cerny 20, 21, 22, 23] and Corella 9, 10] , who independently developed similar veri cation methods based on abstract state enumeration (i.e. exploration of the state space using abstract types and uninterpreted function symbols). However, explicit enumeration was used, and this is not adequate for circuits with a complex controller. Recently, we have found a way of combining the strengths of abstract types and decision diagrams for state enumeration: we have conceived a class of decision graphs, called Multiway Decision Graphs (MDGs), that subsume BDDs and accommodate abstract types and uninterpreted function symbols while providing and exploiting structure sharing 11]. Using MDGs we have successfully developed algorithms for reachability analysis, equivalence checking and veri cation of a microprocessor against its instruction set architecture 29]. These algorithms are based on abstract implicit enumeration of the state space, and are a natural extension of the FSM veri cation methods that use OBDDs and implicit enumeration.
Abstract types and uninterpreted function symbols have also been used in 6], where a heuristic validity checker is used to verify a pipelined implementation against a non-pipelined speci cation. However this method is of limited scope because it does not allow any state enumeration, implicit or explicit.
In this paper we propose a theory of abstract descriptions of state machines as a foundation for current and future work on veri cation with abstract types. This theory is not concerned with a new kind of state machine, but rather with a new way of describing state machines, at a higher level of abstraction. While the state machines that we want to verify are ordinary nite state machines (FSM), the abstract descriptions that we propose admit non-nite state machines as models, in addition to their intended, nite interpretations. Note that the motivation for such abstract descriptions is eminently practical: they make it possible to verify a circuit at the RT level without getting bogged down in the details of the gate or transistor level implementation.
In Section 2 we describe the many-sorted rst-order logic that we use, which contains a builtin convenient distinction between abstract and concrete sorts. In Section 3 we show how abstract descriptions of state machines can be formulated in the logic. Then in Section 4 we show that abstract descriptions permit abstract state enumeration, and in Section 5 we describe MDGs, which provide for implicit abstract enumeration. In the conclusion we outline the scope of the veri cation methodology and we point out the great opportunities that are open for further research.
2 Formal logic
Syntax
The formal logic that we use is many-sorted rst-order logic, with a distinction between abstract sorts and concrete sorts. This distinction, motivated by the distinction between data path and control in the application domain, is only a matter of convenience; it does not change the expressiveness of the logic.
Concrete A term A that has no concrete subterms other than individual constants is said to be concretelyreduced; we consider A to be a subterm of itself, hence if A is concretely reduced and of concrete sort it must be an individual constant. A term of the form \f(A 1 ; : : :; A n )" where f is a cross-operator and A 1 : : :A n are concretely-reduced terms, is a cross-term.
A (well-typed) equation is an expression \A 1 = A 2 " where the left-hand side (LHS) A 1 and the right-hand side (RHS) A 2 are terms of the same sort . The atomic formulas are the equations, plus T (truth) and F (falsity). The formulas of the logic are built from the atomic formulas in the usual way using logical connectives and quanti ers.
Semantics
An interpretation is a mapping that assigns a denotation to each sort, constant and function symbol and satis es the following conditions:
1. The denotation ( ) of an abstract sort is a non-empty set.
2. If is a concrete sort with enumeration fa 1 ; : : :; a n g then ( ) = f (a 1 ); : : :; (a n )g and (a i ) 6 = (a j ) for 1 i < j n. 3 . If f is a function symbol of type 1 : : : n ! n+1 , then (f) is a function from the cartesian product ( 1 ) : : : ( n ) into the set ( n+1 ). In particular, if n = 0 (i.e., f is a generic constant of sort 1 ), (f) 2 ( 1 ). X being a set of variables, a variable assignment with domain X compatible with an interpretation is a function that maps every variable x 2 X of sort to an element (x) of ( ). We write X for the set of -compatible assignments to the variables in X. The denotation of a term and the truth or falsity of a formula under an interpretation and a compatible variable assignment are de ned as usual.
We write ; j = P if a formula P denotes truth under an interpretation and a -compatible variable assignment to the variables that occur free in P, and j = P if ; j = P for all such ; . Two formulas P and Q are logically equivalent i j = P , Q.
3 Abstract descriptions of state machines
Example
As a running example we use GCD, a synthesis and veri cation benchmark. This example is chosen only for illustrative purposes, it is not representative of the level of complexity of state machines that can be veri ed with abstract types and uninterpreted function symbols.
There are several versions of GCD; we use the traditional version that computes the greatest common divisor of two positive numbers p 1 and p 2 by repeated subtraction. The state machine initializes two variables y 1 and y 2 with the values p 1 and p 2 , then repeatedly assigns to the variable with the highest value the di erence of the two values, until the two values are the same. When done, the value stored in the two variables is the greatest common divisor. Besides the two data state variables y 1 and y 2 there is a control state variable y 0 which determines two control states y 0 = 0 and y 0 = 1. When y 0 = 0 the machine waits for the two values p 1 and p 2 to be presented at two data inputs x 1 and x 2 , an event which is indicated by a control input x 0 taking the value 1. Then p 1 and p 2 are loaded into y 1 and y 2 , and the machine goes to the control state y 0 = 1, where it loops until the result has been computed. There is only one output, a data output z 0 that takes the value 0 while the result is not ready, and produces the GCD when it has been computed.
To obtain an abstract description of this state machine we use a concrete sort bit with enumeration f0; 1g and an abstract sort num. The abstract sort num is uninterpreted: according to the semantics of Section 2.2, its denotation is any non-empty set, nite or in nite. Its intended denotation is of course the set of n-bit numbers, where n is the width of the data path. But the fact that num is abstract means that we do not need to specify n, and hence that the time and space required to verify the circuit will be independent of the width of the data path.
The input variable x 0 and the state variable y 0 , which are control variables, are of concrete sort bit. On the other hand, the input variables x 1 and x 2 , the state variables y 1 and y 2 , and the output variable z 0 , which are data variables, are of abstract sort num. We also use three next-state variables, y 0 0 of sort bit, and y 0 1 and y 0 2 of sort num. To denote subtraction, a data path operation, we use an abstract function symbol sub of type num num ! num. The function symbol sub is uninterpreted, i.e. it may denote, under an interpretation , any function from the cartesian square (num) 2 into (num). On the negative side, this means that the veri cation procedure does not know that sub represents subtraction; on the positive side, it means that we do not have to describe the details of the subtraction operation.
The control FSM needs two pieces of information from the data path: whether y 1 = y 2 , to terminate the loop, and whether y 1 < y 2 , to decide which subtraction to make and which value to replace. This feedback from the data path is modeled using two function symbols eq and lt of type num num ! bit.
Since bit is concrete while num is abstract, eq and lt are cross-operators. The intended denotation of eq (resp. lt) is the function that maps an ordered pair of n-bit numbers to 1 if they are equal (resp. if the rst is less than the second), or to 0 otherwise. However, cross-operators, like abstract function symbols, are uninterpreted. Formally, eq and lt can denote arbitrary functions from (num) 2 into (bit).
To obtain a formula that describes the transition relation of the state machine we distinguish cases as 
This formula can be derived from a structural description of a circuit that implements the state machine, the circuit being a network of components such as registers, gates, comparators, and arithmetic units, or from a behavioral speci cation written in an algorithmic hardware description language.
The output relation is the relationship between the value of the output z 0 and the values of the inputs and state variables. It can be described by the following formula, obtained similarly, where zero is a generic constant of abstract sort num:
((y 0 = 0)^(z 0 = y 1 ))_ ((y 0 = 1)^(eq(y 1 ; y 2 ) = 0)^(z 0 = zero))_ ((y 0 = 1)^(eq(y 1 ; y 2 ) = 1)^(z 0 = y 1 )
It remains to describe the set of initial states. There could be a single initial state, where all three state variables take the value 0. This can be described by the formula (y 0 = 0)^(y 1 = zero)^(y 2 = zero):
Or we could take as initial state any waiting state. The set of initial states would then be described by the formula
where w 1 and w 2 are auxiliary variables of sort num. This formula is of course logically equivalent to y 0 = 0, but we shall see that symbolic values for y 1 and y 2 are required for the purpose of state enumeration.
General case
Given two disjoint sets of variables U and V , a directed formula of type U !V is a formula in disjunctive normal form (DNF) where each disjunct is a conjunction of equations, and each equation is of one of the following forms:
1. A = a, where A is cross-term of (concrete) sort containing no variables other than elements of U, and a is an individual constant in the enumeration of ; 2. t = a, where t 2 U V is a variable of concrete sort and a is an individual constant in the enumeration of ; or 3. v = A, where v 2 V is a variable of abstract sort and A is a concretely reduced term of type containing no variables other than elements of U, with each LHS appearing in at most one equation, and every abstract variable v 2 V appearing as the LHS of one equation in each of the disjuncts.
The requirements that A be a cross-term in case 1, and A be concretely reduced in case 3 mean that every concrete term appearing in one of the equations other than as the LHS of the equation must be an individual constant. (This can always be achieved by case splitting.) In particular, every variable that occurs in the LHS of case 1 or the RHS of case 3 must be abstract. We refer to those variables as the secondary variables of P. A primary variable of P, on the other hand, is one that appears as the LHS of case 2 or 3. Since a secondary variable is an abstract U variable while a primary variable is a concrete U variable or a V variable, no variable can be both.
We use DFs for two distinct purposes: to represent relations (viz. the transition and output relations) and to represent sets (viz. sets of sets as well as sets of input vectors and output vectors).
To see how a DF can represent a set, note that a variable assignment with domain V compatible with a given interpretation can be viewed as a vector of values, indexed by the variables in V . Let P be a DF of type U !V , where U only contains abstract variables. Then P represents the set of vectors Set (P) = f 2 V j ; j = (9U)Pg: (If S 1 = V and S 2 U are the sets of primary and secondary variables of P respectively, we also have Set (P) = f 2 S 1 j ; j = (9S 2 )Pg; which shows that Set (P) does not depend on U or V .) If 2 Set (P) we say that P covers .
>From now on we shall use a denumerable set W of auxiliary abstract variables from which fresh abstract variables can be obtained as needed. 
then the image S 000 = R T hS; S 0 i of the pair (S; S 0 ) by the relation R T is the set of states 00 for 00 2 S 00 . In the special case where S 0 is the set of all the input vectors, S 0 = X , S 000 is the set of states reachable in one step from the states in S. We want to nd a DF P 00 of type W !Y 0 such that S 00 = Set (P 00 ), and a DF P 000 of type W !Y such that S 000 = Set (P 000 ).
S 00 is the set of states 00 2 Y 0 that satisfy (3) for some such that ; j = (9W 1 )P and some 0 such that ; 0 j = (9W 2 )P 0 . Hence 00 2 S 00 i ; 0 00 j = (9W 1 )P^(9W 2 )P 0^F T for some 2 Y and some 0 2 X or, in other words, 00 2 S 00 i ; 00 j = (9X)(9Y )((9W 1 )P^(9W 2 )P 0^F T ): But the W 1 variables only occur in P and the W 2 variables only occur in P 0 . Therefore 00 2 S 00 i ; 00 j = (9W)(9X)(9Y )(P^P 0^F T ):
Thus P 00 can be obtained by transforming the formula
into a logically equivalent DF of type W !Y 0 . This can be done as follows. Put (4) in DNF by distributing^over _. Each disjunct in the DNF is a conjunction of equations of the following kinds:
1. y = a (resp. x = a) where y 2 Y (resp. x 2 X) is concrete and a is an individual constant. Such equations may come from P (resp. P 0 ) or from F T . If there are two with the same variable but di erent constants the disjunct is contradictory according to the semantics of Section 2.2: discard it. If there are two with the same variable and also the same constant, discard one of them.
2. y = A (resp. x = A) where y 2 Y (resp. x 2 X) is abstract and A is a concretely reduced term containing no variables other than auxiliary variables. Such equations come from P (resp. P 0 ), and there is one for each abstract variable y 2 Y (resp. x 2 X), since P (resp. P 0 ) is a DF of type W !Y (resp. W !X). no variables other than auxiliary variables. If there is already another equation with the same cross-term but di erent constant discard the disjunct, which is contradictory. After the substitutions and the discarding mentioned above, each disjunct 1 in the DNF has at most one occurrence of each v 2 X Y , and that occurrence is the LHS of an equation: discard the equation, since v is existentially quanti ed. 2 Finally, discard the quanti ers (9X)(9Y ), since there remain no occurrences of input or state variables in the formula. The result is P 00 .
The formula P 000 is obtained from P 00 by replacing each next-state variable with the corresponding present-state variable.
Example
As an example of these transformations, consider again the GCD state machine of Section 3. There could be no disjuncts left, in which case let P 00 = F. This would mean that there are no transitions from states in S for input vectors in S 0 , which can only happen if M has stop states. 2 This cannot result in an empty disjunct, since the equations of the form y 0 = a or y 0 = A are not discarded.
Suppose that we want to compute the set of states reachable in one step from the set of initial states, with no constraints on the input vectors. To represent the set of input vectors we use the formula (9w 3 )(9w 4 )((x 1 = w 3 )^(x 2 = w 4 )) (5) where w 3 and w 4 are auxiliary variables of abstract sort num. This formula is equivalent to T. Its purpose is to introduce fresh variables w 3 and w 4 as symbolic names for the values of the data inputs during the rst transition.
To compute the speci ed set of states we start with the formula (4) with the formula (2) as P, fw 1 ; w 2 g as W 1 , (5) as P 0 , and fw 3 ; w 4 g as W 2 . After moving quanti ers to the front and distributinĝ over _ we get a formula in prenex normal form whose matrix is a DNF with ve disjuncts. Three of these disjuncts contain both equations y 0 = 0 and y 0 = 1 and can be discarded. After discarding duplicate equations in the others we get the formula:
( 9w 1 )(9w 2 )(9w 3 )(9w 4 )(9x 0 )(9x 1 )(9x 2 )(9y 0 )(9y 1 )(9y 2 Then we replace every secondary occurrence of an abstract state or input variable with the symbolic value of the variable in the disjunct, after which we discard the equations containing the primary occurrences, obtaining the formula:
( 9w 1 )(9w 2 )(9w 3 )(9w 4 ) (9x 0 )(9x 1 )(9x 2 )(9y 0 )(9y 1 )(9y 2 ) In this particular case, the resulting formula is logically equivalent to T, which means that the set of states reachable in one step from the initial set of states speci ed by (2) contains all possible states. Let P be a DF of type W ! Y and D a state description that is a disjunct of P. If A (resp. y) is a cross-term (resp. state variable) of concrete sort with enumeration fa i g 1 i n , and there is no equation of the form A = a i (resp. y = a i ) in D, a DF P 0 logically equivalent to P and also of type W !Y can be obtained by replacing the disjunct D with the collection of disjuncts D^(A = a i ) (resp. y = a i ), 1 i n. We say that P 0 is derived from P by case splitting. More generally, we say that P 0 is derived from P by case splitting if it can be obtained by one or more of such case splitting operations.
Subsumption
Given two DFs P and Q of type W ! Y , P is said to be subsumed by Q i there exists a third DF P 0 of type W ! Y , derivable from P by case splitting, such that every state description in P 0 is subsumed by some state description in Q. If P is subsumed by Q, then j = (9W)P ) (9W)Q and thus, for any interpretation , Set (P) Set (Q).
Let P, P 0 , Q be DFs of type W !Y . P 0 is said to be derivable from P by pruning-by-subsumption w.r.t. Q i the state descriptions in P 0 are a subset of those in P, and the state descriptions in P which are not in P 0 are subsumed by Q. When this is the case, j = (9W)P _ (9W)Q , (9W)P 0 _ (9W)Q. If the empty disjunction P 0 = F is derivable from P by pruning w.r.t. Q, then P is subsumed by Q and Set (P) Set (Q). We describe a pruning-by-subsumption algorithm in 11].
Reachability analysis and related veri cation methods
We have seen how to compute the image of a set by the transition relation, and how to check whether a set of states is a subset of another set of states. Computing the union of two sets of states is simply a matter of taking the disjunctions of their representations. With these ingredients it is possible to implement a number of veri cation methods. The set of reachable states can be computed iteratively from the set of initial states using image computations and disjunction, and using a subsumption check to terminate the iteration. It is possible to check whether a certain condition on the outputs holds for all the reachable states. It is possible to check the equivalence of two state machines by checking that they produce the same outputs in all the reachable states of the product machine. It is possible to verify a conventional (non-pipelined) microprocessor against its instruction set architecture, by forming the product of a state machine derived from the implementation and a state machine derived from the architecture and duly synchronized with the implementation. For details on all this see 10, 29, 30] . It is also possible to verify an implementation against an algorithmic speci cation 9].
However there are cases where the set of reachable states is not representable by a nite DF of type W !Y , and in such cases the above veri cation procedures will not terminate. For example, consider the case of a microprocessor having a program counter whose initial value is 0, denoted by a generic constant zero of abstract sort. An instruction that does not change the ow of control increments the program counter; assume that an abstract function symbol inc is used to represent this. A DF P k of type W ! Y representing the set of states reachable in up to k steps must have at least k disjuncts (state descriptions), containing the equations y pc = zero, y pc = inc(zero), y pc = inc(inc(zero)), : : :, y pc = inc k (zero). A DF representing all the reachable states would require an in nite number of disjuncts.
In some cases non-termination can be avoided by generalizing the set of initial states so as to obtain a larger set of reachable states that is representable by a nite DF, while still satisfying the condition to be veri ed. An important case in which this method is applicable is that of conventional microprocessors and similar circuits that exhibit a cyclic behavior. When comparing two state machines derived from two implementations of a processor, or from an implementation and a speci cation, the initial state of the product machine can be arbitrary, subject only to two constraints: (i) each machine's control state is the one where the instruction cycle begins, and (ii) the corresponding visible registers in both machines have the same initial values. Then the set of reachable states usually has a nite representation because, informally speaking, after an instruction has been executed the product machine goes to a state that is a special case of this initial state. (In the case discussed above, non-termination would be avoided by letting the value of the program counter be represented by a variable rather than a constant, which would allow the subsumption check to succeed.)
We do not know at present whether the problem of verifying that a certain condition holds is decidable when using abstract sorts, completely uninterpreted function symbols and abstract descriptions of state machines.
Abstract implicit enumeration with MDGs
In the previous section we have described veri cation methods in terms of manipulations of directed formulas, without concern for e ciency. For the automated veri cation of complex designs the computations must be done e ciently, using appropriate data structures to represent the various kinds of formulas.
In the early work on abstract state enumeration 9, 10, 20, 21, 22, 23], a set of states was represented by a collection of state descriptions, while the transition relation was speci ed using \if-then-else" or \case" expressions. In the work of Langevin and Cerny 20, 21, 22, 23] , the state descriptions are not necessarily complete, and the transition relation is structured as an EOBDD 23] with structure sharing; however no structure sharing is used for representing sets of states.
We refer to techniques where sets of states are represented by complete state descriptions as abstract explicit enumeration because they resemble traditional FSM explicit enumeration techniques, with the essential di erence, however, that a state description can cover a large set of states rather than a single state. We have developed a technique called abstract implicit enumeration where decision graphs are used to represent sets of states as well as the transition and output relations. This technique uses Multiway Decision Graphs (MDGs), a class of decision graphs that subsumes the class of OBDDs while accommodating abstract types and uninterpreted function symbols 11]. Structure sharing in MDGs makes it possible to combine many abstract state descriptions into a single compact graph in the same way as OBDDs can combine many binary state descriptions in a single graph, achieving exponential compaction factors.
Given two disjoint sets of variables U and V , an MDG of type U ! V is a directed acyclic graph (DAG) with one root where Every leaf node is labeled by the formula T, except if the graph has a single node, which may be labeled T or F, and every internal node N falls in one of the following categories: 1. N is labeled by a variable of concrete sort that is an element of U V , and the edges that issue from N are labeled by individual constants in the enumeration of (not necessarily all of them); or 2. N is labeled by a cross-term of (concrete) sort containing no variables other than elements of U, and the edges that issue from N are labeled by individual constants in the enumeration of (not necessarily all of them); or 3. N is labeled by a variable of abstract sort that is an element of V and the edges that issue from N are labeled by concretely reduced terms of type containing no variables other than elements of U, Along every path, every abstract variable in V appears exactly once as a node label and there are no duplicate node labels.
Additional well-formedness, analogous to the ordering and minimality conditions of OBDDs, can be found in 10].
An MDG G represents a formula de ned inductively as follows: (i) if G consists of a single leaf node labeled by a formula P (which can only by T or F), then G represents P; (ii) if G has a root node labeled A with edges labeled B 1 : : :B n leading to subgraphs G 0 1 : : :G 0 n , and if each G 0 i represents a formula P i , then G represents the formula W 1 i n ((A = B i )^P i ). An MDG of type U ! V is a representation of a DF of type U !V , and the representation is canonical: it is shown in 11] that, if two MDGs represent logically equivalent formulas, then they are isomorphic.
In the Boolean domain MDGs reduce to OBDDs, in the sense that there is a bijective correspondence between MDGs whose internal nodes are all labeled by Boolean variables and OBDDs; the MDG is obtained from the OBDD by removing the edges leading to the leaf node F, and the OBDD is obtained from the MDG by restoring those edges, which can be done in only one way.
We have implemented in Prolog an MDG package including algorithms for disjunction, relational product (image computation), and pruning by subsumption. We have used these algorithms to implement reachability analysis, equivalence checking, and veri cation of a conventional microprocessor against its instruction set architecture. We have experimented with two processors previously used as veri cation benchmarks, the Tamarack-3 and CompAs; detailed experimental results can be found in 29, 30] . To our knowledge, the only successful veri cation of one of these processors by OBDD methods (the Tamarack) took 370 seconds 14], while we have been able to verify it in just 6 seconds.
Conclusion
We have proposed a notion of abstract descriptions of state machines as a theoretical foundation for a veri cation methodology that makes it possible to verify sequential circuits automatically at the RT level, using abstract types and uninterpreted function symbols. We have shown how two state enumeration techniques, the early technique of abstract explicit enumeration based on state descriptions and the newer technique of abstract implicit enumeration using MDGs, can be explained in terms of the proposed theory.
One bene t of the theory is that it helps clarify the scope of the veri cation methodology. Since the abstract function symbols and the cross-operators are both uninterpreted, the correctness statement must be true for any interpretation of such symbols. The implementation must be an RTL description of the circuit where components that perform data operations or provide feedback from the data path are black boxes named by uninterpreted function symbols. The speci cation must can be another circuit known to be correct, or an instruction set architecture, or a property of the circuit to be veri ed; but in any case it must be couched in terms of the same set of uninterpreted function symbols.
Consider again the GCD example. Suppose that we wish to establish that a gate-level implementation indeed produces the GCD of two 32-bit numbers. To use the abstract veri cation methodology the problem could be decomposed into the following subtasks: (i) verify that the algorithm for computing the GCD of two numbers by repeated subtraction is correct; (ii) verify that the algorithm is correctly implemented by an RTL description of the circuit including a subtraction unit, a comparator for equality (=), and a comparator for inequality (<), viewed as black boxes; and (iii) verify that the gate-level implementations of the subtraction unit and the comparators are correct. Task (ii) can be accomplished by the abstract veri cation methodology, 3 while tasks (i) and (iii) are outside of its scope. Another task that would be outside of the scope of the methodology would be to compare two RTL implementations of GCD that use di erent data operations, e.g. one that uses subtraction, and one that uses modulus.
While the scope may seem narrow, automated abstract veri cation is a key element of an overall veri cation strategy, because it makes it possible to automate tasks that might otherwise have to be performed using a theorem prover.
The fact that abstract function symbols and cross-operator are uninterpreted in the abstract verication methodology does not rule out using partial information about them. For example, while not using a de nition of the cross-operator lt, it may desirable to use in the veri cation process the fact that less-than is a transitive relation. And while not making use of a de nition of multiplication, it may help to know that 1 is its unit element. For example, using this latter fact might be required to verify an optimization that bypasses a multiplier when one of the operands is 1. To e ectively use this fact we can formulate it as the algebraic equations 1 x = x and x 1 = x which would provide partial information about the abstract operator and could be used as a rewrite rules.
We have actually implemented a conditional rewriting algorithm for MDGs and we have been using it successfully in some experiments that we shall report later. But so far we have only scratched the surface of a very rich eld of research, which intersects the eld of program veri cation and abstract data types.
